Srinivas Reddy et al. Application No.: 09/832,685 Page 3

1 15. (New) 2

The integrated circuit of claim 14 wherein the second enable

control input is coupled to a logic element.

1 2 3

A programmable logic integrated circuit comprising: 16. (New)

a plurality of logic array blocks;

a programmable interconnect bus, programmably coupled to the plurality of logic

array blocks;

4

5

6

7

8

9

17

18 19

20

21

22

23

24

25

26

27

28

a tristate bus comprising a plurality of conductors; and

a plurality of tristate devices, coupled between the plurality of logic array blocks and one conductor of the tristate bus, wherein the plurality of tristate devices couple and decouple the logic array blocks to the one conductor of the tristate bus, and at least one of the tristate devices comprises:

10 a data input;

11 an enable input;

a first driver transistor, coupled between a first potential source and an output 12

13 node;

a second driver transistor, coupled between the output node and a second 14

15 potential source;

a first predriver comprising: 16

> a first transistor coupled between the first potential source and a control electrode of the first driver transistor, having a control electrode coupled to a complement of the enable input;

a second transistor, coupled between the control electrode of the first driver transistor and control electrode of the second driver transistor, having a control electrode coupled to the complement of the enable input; and

a third transistor, coupled between the control electrode of the second driver transistor and the second potential source, having a control electrode coupled to the enable input; and

a second predriver comprising:

a first transistor, coupled between the first potential source and the control electrode of the first driver transsistor, having a control electrode coupled to the data input;

Application No.: 09/832,685 Page 2 an enable input; 7 a first driver transistor, coupled between a first potential source and an output 8 9 node; a second driver transistor, coupled between the output node and a second 10 potential source; 11 a first predriver comprising: 12 a first transistor, coupled between the first potential source and a 13 control electrode of the first driver transistor, having a control electrode coupled to a complement of 14 15 the enable input; a second transistor, coupled between the control electrode of the first 16 driver transistor and control electrode of the second driver transistor, having a control electrode 17 coupled to the complement of the enable input; and 18 a third transistor, coupled between the control electrode of the second 19 driver transistor and the second potential source, having a control electrode coupled to the enable 20 21 input; and a second predrive comprising: 22 a first transistor, coupled between the first potential source and the 23 control electrode of the first driver transistor, having a control electrode coupled to the data input; 24 a second transistor, coupled between the control electrode of the first 25 driver transistor and the control electrode of the second driver transistor, having a control electrode 26 27 coupled to the enable input; and a third transistor, coupled between the control electrode of the second 28 driver transistor and the second potential source, having a control electrode coupled to the data input, 29 wherein the enable input is controlled by way of a logic element. 30 The integrated circuit of claim 11 wherein the output node is 12. 1 (New) 2 coupled to a programmable interconnect structure. The integrated circuit of claim 11 further comprising first and 13. 1 (New) 2 second enable control inputs logically coupled to the enable input. The integrated circuit of claim 13 wherein the first enable 1 14. (New) 2 control input is coupled to a programmable memory cell.

Srinivas Reddy et al.

	Srinivas Reddy et al. Application No.: 09/832,685 Page 4					
10	a second transistor, coupled between the control electrode of the first					
29						
30	driver transistor and the control electrode of the second driver transistor, having a control electrode					
31	coupled to the enable input; and					
32	a third transistor, coupled between the control electrode of the second					
33	driver transistor and the second potential source, having a control electrode coupled to the data input.					
1	17. (New) The integrated circuit of claim 16 wherein the plurality of					
2	tristate devices couple and decouple the logic array blocks to the one conductor of the tristate bus by					
3	way of a logic signal from a logic array block.					
1	18. (New) The integrated circuit of claim 16 further comprising:					
2	a plurality of OE generation circuits, coupled to the plurality of tristate devices, the					
3	plurality of OE generation circuits controlling the plurality of tristate devices.					
1	19. (New) The integrated circuit of claim 18 wherein a logic array block					
2	programmably couples to drive the plurality of OE generation circuits.					
	ON ON ON THE STATE OF THE STATE					
1	20. (New) The integrated circuit of claim 16 further comprising:					
2	a further tristate device, coupled between the tristate bus and the programmable					
3	interconnect bus, for driving signals between the tristate bus and programmable interconnect bus.					
1	21. (New) A programmable logic integrated circuit comprising:					
2	a programmable interconnect bus; and					
3	a logic array block, comprising:					
4	a plurality of logic elements configurable to perform logical functions;					
5	a plurality of tristate devices, coupled between the plurality of logic elements and the					
6	programmable interconnect bus; and					
7	tristate control logic to dynamically control states of the plurality of tristate devices,					
8	wherein at least one of the tristate devices comprises:					
9	a data input;					
0	an enable input;					
1	a first driver transistor, coupled between a first potential source and an output					
2	node;					

Srinivas Reddy et al. Application No.: 09/832,685 Page 5 a second driver transistor, coupled between the output node and a second 13 potential source; 14 a first predriver comprising: 15 a first transistor, coupled between the first potential source and a 16 control electrode of the first driver transistor, having a control electrode coupled to a complement of 17 the enable input; 18 a second transistor, coupled between the control electrode of the first 19 driver transistor and control electrode of the second driver transistor, having a control electrode 20 21 coupled to the complement of the enable input; and a third transistor, coupled between the control electrode of the second 22 driver transistor and the second potential source, having a control electrode coupled to the enable 23 24 input; and 25 a second predriver comprising: a first transistor, coupled between the first potential source and the 26 control electrode of the first driver transistor, having a control electrode coupled to the data input; 27 a second transistor, coupled between the control electrode of the first 28 driver transistor and the control electrode of the second driver transistor, having a control electrode 29 30 coupled to the enable input; and a third transistor, coupled between the control electrode of the second 31 driver transistor and the second potential source, having a control electrode coupled to the data input. 32 1 22. The integrated circuit of claim 21 wherein the plurality of (New) tristate devices are programmably enabled to couple the plurality of logic elements to the 2 3 programmable interconnect bus.

The integrated circuit of claim 21 wherein the tristate control 23. (New) logic is programmably coupled to signals on the programmable interconnect bus for controlling the states of the plurality of tristate devices.

1

2

3

1


2


3

The integrated circuit of claim 21 wherein one of the plurality 24. (New) of logic elements is coupled through one of the plurality of tristate devices through the programmable interconnect bus to another one of the plurality of logic elements.

Srinivas Reddy et al. Application No.: 09/832,685 Page 6

1	25. (New) A programmable logic integrated circuit comprising:					
2	a tristate bus;					
3	a plurality of source logic array blocks;					
4	a first plurality of tristate devices coupling the source logic array blocks to the tristate					
5	bus; and					
6	a destination logic array block coupled to regeive signals from the tristate bus,					
7	wherein at least one of the tristate devices comprises:					
8	a data input;					
9	an enable input;					
10	a first driver transistor, coupled between a first potential source and an output					
11	node;					
12	a second driver transistor, coupled between the output node and a second					
13	potential source;					
14	a first predriver comprising:					
15	a first transistor, coupled between the first potential source and a					
16	control electrode of the first driver transistor, having a control electrode coupled to a complement of					
17	the enable input;					
18	a second transistor, coupled between the control electrode of the first					
19	driver transistor and control electrode of the second driver transistor, having a control electrode					
20	coupled to the complement of the enable input; and					
21	a third transistor, coupled between the control electrode of the second					
22	driver transistor and the second potential source, having a control electrode coupled to the enable					
23	input; and					
24	a second predriver comprising:					
25	a first transistor, coupled between the first potential source and the					
26	control electrode of the first driver transistor, having a control electrode coupled to the data input;					
27	a second transistor, coupled between the control electrode of the first					
28	driver transistor and the control electrode of the second driver transistor, having a control electrode					
29	coupled to the enable input; and					
30	a third transistor, coupled between the control electrode of the second					
31	driver transistor and the second potential source, having a control electrode coupled to the data input					





	Srinivas Reddy et al. Application No.: 09/832,685 Page 9	PATENT					
	rage 9						
1	1 44. (New)	A method of coupling a first logic element to an interconnect					
2	2 line comprising:						
3	3 programming a me	programming a memory cell coupled to a first enable input of a tristate driver; and					
4	4 driving a second lo	ogic element coupled to a second enable input of the tristate driver,					
5	5 such that when the second logic e	when the second logic element is in a first state, the first logic element is coupled to the					
6	6 interconnect line.						
1	1 45. (New)	The method of claim 44 further comprising:					
2	2 driving the second	logic element coupled to the second enable input of the tristate					
3	3 driver, such that when the second	logic element is in a second state, the first logic element is not					
4	4 coupled to the interconnect line.	/					
1	1 46. (New)	The method of claim 45 wherein the interconnect line is a					
2	2 vertical programmable conductor						
1	1 47. (New)	The method of claim 45 wherein the interconnect line is a					
2	2 conductor in a tristate bus.						
1	1 48. (New)	A programmable logic integrated circuit comprising:					
2	2 a programmable in	iterconnect bus;					
3	3 a plurality of logic	a plurality of logic elements configurable to perform logical functions;					
4	4 a plurality of trista	te devices coupled between the plurality of logic elements and the					
5	5 programmable interconnect bus;						
6	6 a plurality of progr	a plurality of programmable memory cells coupled to the plurality of tristate devices					
7	7 to programmably enable and prog	to programmably enable and programmably tristate the plurality of tristate devices; and					
8	8 tristate control log	ic coupled to the plurality of tristate devices to dynamically enable					
٥	0 and dynamically trictate the plure	and dynamically trictate the plurality of trictate devices					

The integrated circuit of claim 48 wherein the tristate control logic is programmably coupled to signals on the programmable interconnect bus for controlling the states of the plurality of tristate devices.

	Srinivas Reddy et al. Application No.: 09/832,685 Page 10						
1		50.	(New)	The integrated circuit of claim 48 wherein one of the plurality			
2	of logic eleme	of logic elements is coupled through one of the plurality of tristate devices through the					
3	programmable interconnect bus to another one of the plurality of logic elements.						
1	Kill)	51.	(New)	The integrated circuit of claim 48 wherein the tristate control			
2	logic compris	es a log	gic element.				
1	543	52.	(New)	A programmable logic integrated circuit comprising:			
2		a first logic element having a first output;					
3		a tristate driver having a first enable input, a second enable input, a second output,					
4	and an input coupled to the first output;						
5		a programmable memory cell coupled to the first enable input;					
6	a second logic element coupled to the second enable input; and						
7	an interconnect line coupled to the second output,						
8	wherein the second logic element may dynamically tristate and dynamically enable						
9	the tristate dri	ver.					
\b'\	07	53.	(New)	The integrated circuit of claim 52 wherein the interconnect line			
is a vertical conductor.							
1		54.	(New)	The integrated circuit of claim 52 wherein the interconnect line			
2	is in a tristate	bus.					